Modelling of 14NM Gate Length La2O3 -based n-Type MOSFET
Keywords:
14nm n-transistor, High-k dielectric, Metal Gate, ATHENA, ATLAS,Abstract
Gate length shrinkage is still the widely used method in transistor downsizing. In view of this, the downsizing of Equivalent Oxide Thickness (EOT) is also of high importance as it is the main focus in the process. Therefore, various studies on Metal Oxide Semiconductor Field Effect Transistors (MOSFETs) fabricated from high-k dielectric and metal gate have been reported till today. In this paper, a 14nm silicon based n-type MOSFET was virtually fabricated using Lanthanum Oxide (La2O3) on Titanium Silicide (TiSi2). ATHENA and ATLAS modules from SILVACO were used for process and device simulation respectively. The results from this work show that the threshold voltage, VTH, on-current, ION and offcurrent, IOFF are 0.208397 V, 4.80048 x 10-5 A/µm and 1.00402 x 10-7 A/µm respectively. Furthermore, it is demonstrated that the development of high-k/metal gate MOSFET is a promising prospect for high performance nanoscale transistors.References
Weng, W.T., Lee, Y.J., Lin, H.C. & Huang, T.Y., “A comparison of plasma-induced damage on the reliability between high-k/metal-gate and SiO2/poly-gate complementary metal oxide semiconductortechnology”, Solid-State Electronics, vol. 54, pp.368–377, 2010.
Wong,H. & Iwai,H, “On the scaling issues and high-k replacement of ultrathin gate dielectrics for nanoscale MOS transistors”, Microelectronic Engineering, vol.83, no.10, pp.1867-1904, 2006.
Robertson, J. & Wallace, R. M., “High-K materials and metal gates for CMOS applications”, Materials Science and Engineering: R: Reports, vol.88, pp.1–41, 2015.
R. Chau et al., “Advanced metal gate/high-k dielectric stacks for high performance CMOS transistors”, AVS 5th Int. Microelectronics Interfaces Conf., Santa Clara, CA, pp. 3–5, 2004.
R. H. Dennard, F. H. Gaensslen, H-N, Yu, V. L. Rideout, E. Bassous, and A. R. LeBlanc, "Design of ion-implanted MOSFET’s with very small physical dimensions," IEEE J.Solid-State Circuits, vol. SC-9, pp. 256-268, 1974.
Fauziyah Salehuddin, Ibrahim Ahmad, Fazlee Hamid, Azami Zaharim, “Analyze and Optimize the Silicide Thickness in 45nm CMOS Technology using Taguchi Method”, IEEE-ICSE Proc., pp19-24, 2010.
H.A. Elgomati, B. Yeop Majlis, F. Salehuddin, I. Ahmad, A. Zaharim, “Cobalt Silicide and Titanium Silicide Effects on Nano Devices”, IEEE RSM Proc., pp.282-285, 2011.
Afifah Maheran A.H., Menon P.S., I. Ahmad, et al., “Scaling down of 32nm to 22nm Gate Length NMOS Transistor”, IEEE-ICSE Proc., pp.173-176, 2012.
Afifah Maheran A.H., Menon P.S., I. Ahmad, S. Shaari, H. A.
Elgomati, F Salehuddin, “Design and Optimization of 22 nm Gate
Length High-k/Metal gate NMOS Transistor”, Journal of Physics:
Conference Series, vol. 431, 2013.
Copel M, Gribelyuk M, and Gusev E, Structure and stability of ultrathin zirconium oxide layers on Si(001), Appl. Phys. Lett., vol.76(4), pp.436-238, 2000.
J. W. Sleight, I. Lauer, O. Dokumaci, D. M. Fried, D. Guo, B. Haran, S. Narasimha, C. Sheraw, D. Singh, M. Steigerwalt, X. Wang, P. Oldiges, D. Sadana, C. Y. Sung, W. Haensch, M. Khare, “Challenges and Opportunities for High Performance 32nm CMOS Technology”, IEDM Tech Digital, pp697-700, 2006.
F. Salahuddin, I. Ahmad, F. A. Hamid and A. Zaharim, “Analyze and Optimize the Silicide Thickness in 45nm CMOS Technology using Taguchi Method”, ICSE Proc., pp.19-24, 2010.
Wong, H., B.L. Yang, K. Kakushima, P. Ahmed, H. Iwai, “Properties of CeOx/La2O3 gate dielectric and its effects on the MOS transistor characteristics”, 18th International Vacuum Congress, vol. 86, pp. 990-993, 2012.
H.A. Elgomati, B. Y. Majlis, I. Ahmad, F. Salehuddin, F. A. Hamid, A. Zaharim, T. Ziad Mohamad and P.R. Apte, “Investigation of the effect for 32nm PMOS Transistor and Optimizing Using Taguchi Method”, Asian Journal of Applied Science, 2011.
Sarcona G.T., M. Stewart and M.K. Hatalis,“Polysilicon Thin Film Transistor Using Self-Aligned Cobalt and Nickel Silicide Source and Drain Contacts”, IEEE Electron Device Letters, vol. 20, pp.332-334, 1999.
Downloads
Published
How to Cite
Issue
Section
License
TRANSFER OF COPYRIGHT AGREEMENT
The manuscript is herewith submitted for publication in the Journal of Telecommunication, Electronic and Computer Engineering (JTEC). It has not been published before, and it is not under consideration for publication in any other journals. It contains no material that is scandalous, obscene, libelous or otherwise contrary to law. When the manuscript is accepted for publication, I, as the author, hereby agree to transfer to JTEC, all rights including those pertaining to electronic forms and transmissions, under existing copyright laws, except for the following, which the author(s) specifically retain(s):
- All proprietary right other than copyright, such as patent rights
- The right to make further copies of all or part of the published article for my use in classroom teaching
- The right to reuse all or part of this manuscript in a compilation of my own works or in a textbook of which I am the author; and
- The right to make copies of the published work for internal distribution within the institution that employs me
I agree that copies made under these circumstances will continue to carry the copyright notice that appears in the original published work. I agree to inform my co-authors, if any, of the above terms. I certify that I have obtained written permission for the use of text, tables, and/or illustrations from any copyrighted source(s), and I agree to supply such written permission(s) to JTEC upon request.
