Threshold Voltage and Leakage Current Variability on Process Parameter in a 22 nm PMOS device
Keywords:
Taguchi Method, 22 nm PMOS Device, Threshold Voltage, Leakage Current,Abstract
This article explains the effect of variation on the process parameters while designing a Nano-scaled planar PMOS device in complementary metal-oxide-semiconductor (CMOS) technology for 22 nm gate length. This procedure aims to meet the best combination of fabrication process parameter on the threshold voltage (VTH) and leakage current (IOFF) which was predicted by the International Technology Roadmap for Semiconductors (ITRS). The gate structure of the PMOS device consists of Titanium Dioxide (TiO2) as the high permittivity material (high-k) dielectric and Tungsten Silicide (WSix) metal gate where it is deposited on top of the TiO2 high-k layer. The simulation process was designed using an industrial-based numerical simulator. This simulator was then aided in design with the L9 Taguchi’s orthogonal array method to optimise the best combination of process parameters in order to achieve the optimum VTH value with the lowest IOFF. The analysis results of the factor effect on the SNR in ANOVA analysis clearly show that the Halo implantation tilting angle has the greatest influence with 52.47% in optimising the process parameter where the implantation tilting angle is at 35°. The final results in characterizing and modelling the process parameters of the 22 nm PMOS device with reference to the prediction ITRS succeeded where the result of the VTH is 4.25% closest to the prediction value of -0.289 V ± 12.7% and minimum IOFF value which is 92% away from the predicted value which is 100 nA/µm.References
S. Lokman, F. Salehuddin, N. R. Mohammad, K. E. Kaharudin, N. F. Mohd Sabkhi, A. S. M. Zain, A. H. Afifah Maheran, A. R. Hanim, H. Hazura, and S. K. Idris, “Performance Analysis of 19 nm n-channel MOSFET Device with Different High-k Dielectric Materials,” Proc. Mech. Res. Day, no. March, pp. 86–87, 2017.
Z. A. N. Faizah, I. Ahmad, P. J. Ker, P. S. A. Roslan, and A. H. A. Maheran, “Modeling of 14 nm gate length n-Type MOSFET,” RSM 2015 - 2015 IEEE Reg. Symp. Micro Nano Electron. Proc., pp. 2–5, 2015.
N. F. Z. A, I. Ahmad, P. J. Ker, and P. S. Menon, “Modelling and Characterization of a 14 nm Planar p-Type MOSFET Device,” vol. 7, no. 3, pp. 27–30, 2015.
K. E. Kaharudin, F. Salehuddin, A. H. Hamidon, M. N. I. A. Aziz, and I. Ahmad, “Taguchi Modelling of Process Parameters in VDGMOSFET Device for Higher Ion/Ioff Ratio,” J. Teknol., vol. 21, pp. 19–26, 2015.
A. H. Afifah Maheran, P. S. Menon, I. Ahmad, and S. Shaari, “Effect of Halo structure variations on the threshold voltage of a 22nm gate length NMOS transistor,” Mater. Sci. Semicond. Process., vol. 17, pp. 155–161, Jan. 2014.
H. A. Elgomati, B. Y. Majlis, A. M. Abdul Hamid, P. S. Menon, and I. Ahmad, “Modelling of process parameters for 32nm PMOS transistor using Taguchi method,” Asia Model. Symp., pp. 40–45, May 2012.
A. H. Afifah Maheran, P. S. Menon, I. Ahmad, and S. Shaari, “Optimisation of Process Parameters for Lower Leakage Current in 22 nm n-type MOSFET Device using Taguchi Method,” J. Teknol. (Sciences Eng., vol. 4, pp. 45–49, 2014.
A. H. Afifah Maheran, P. S. Menon, I. Ahmad, F. Salehuddin, and A. S. M. Zain, “Process Parameter Optimisation for Minimum Leakage Current in a 22nm p-type MOSFET using Taguchi Method,” J. Telecommun. Electron. Comput. Eng., vol. 8, no. 9, pp. 19–23, 2016.
A. H. Afifah Maheran, P. S. Menon, I. Ahmad, S. Shaari, Noor Faizah Z.A., P. R. Apte, and T. Kalaivani, “Effect of Process Parameter Variability on the Threshold Voltage of Downscaled 22nm PMOS using Taguchi Method,” in IEEE-International Conference on Semiconductor Electronics (IEEE-ICSE), 2014, pp. 194–197.
ITRS, “ITRS Report,” www.ITRS2012.net, 2012.
M. S. Phadke, Quality engineering using robust design. Pearson Education Inc. And Dorling Kindersley Publishing Inc. India., 2008.
A. Erlebach, T. Feudel, A. Schenk, and C. Zechner, “Influence of HALO and drain-extension doping gradients on transistor performance,” Mater. Sci. Eng. B, vol. 114–115, pp. 15–19, Dec. 2004.
Downloads
Published
How to Cite
Issue
Section
License
TRANSFER OF COPYRIGHT AGREEMENT
The manuscript is herewith submitted for publication in the Journal of Telecommunication, Electronic and Computer Engineering (JTEC). It has not been published before, and it is not under consideration for publication in any other journals. It contains no material that is scandalous, obscene, libelous or otherwise contrary to law. When the manuscript is accepted for publication, I, as the author, hereby agree to transfer to JTEC, all rights including those pertaining to electronic forms and transmissions, under existing copyright laws, except for the following, which the author(s) specifically retain(s):
- All proprietary right other than copyright, such as patent rights
- The right to make further copies of all or part of the published article for my use in classroom teaching
- The right to reuse all or part of this manuscript in a compilation of my own works or in a textbook of which I am the author; and
- The right to make copies of the published work for internal distribution within the institution that employs me
I agree that copies made under these circumstances will continue to carry the copyright notice that appears in the original published work. I agree to inform my co-authors, if any, of the above terms. I certify that I have obtained written permission for the use of text, tables, and/or illustrations from any copyrighted source(s), and I agree to supply such written permission(s) to JTEC upon request.