Design of CMOS Power Amplifier with Resistive Feedback and Notch Filter for UWB Systems

Authors

  • D.S.A.A. Yusuf Department of Electrical and Electronic Engineering, Faculty of Engineering, Universiti Malaysia Sarawak, 94300, Kota Samarahan, Sarawak, Malaysia.
  • R. Sapawi Department of Electrical and Electronic Engineering, Faculty of Engineering, Universiti Malaysia Sarawak, 94300, Kota Samarahan, Sarawak, Malaysia.
  • S.M.W. Masra Department of Electrical and Electronic Engineering, Faculty of Engineering, Universiti Malaysia Sarawak, 94300, Kota Samarahan, Sarawak, Malaysia.
  • S.K. Sahari Department of Electrical and Electronic Engineering, Faculty of Engineering, Universiti Malaysia Sarawak, 94300, Kota Samarahan, Sarawak, Malaysia.
  • M. Sawawi Department of Electrical and Electronic Engineering, Faculty of Engineering, Universiti Malaysia Sarawak, 94300, Kota Samarahan, Sarawak, Malaysia.
  • D.A.A. Mat Department of Electrical and Electronic Engineering, Faculty of Engineering, Universiti Malaysia Sarawak, 94300, Kota Samarahan, Sarawak, Malaysia.
  • A.S.W Marzuki Department of Electrical and Electronic Engineering, Faculty of Engineering, Universiti Malaysia Sarawak, 94300, Kota Samarahan, Sarawak, Malaysia.
  • N. Zamhari Department of Electrical and Electronic Engineering, Faculty of Engineering, Universiti Malaysia Sarawak, 94300, Kota Samarahan, Sarawak, Malaysia.

Keywords:

Notch Filter, Power Amplifier (PA), Radio Frequency (RF), Ultra-wideband (UWB),

Abstract

A CMOS power amplifier (PA) with the implementation of the notch filter designed for ultra-wideband (UWB) systems is presented in this paper. The design is consisted of two stages of amplifier involving source follower and common source topologies with a notch filter and an output matching network. Such design is meant for full band UWB applications that utilize the frequency range within 3.1 GHz to 10.6 GHz with the elimination at 5-6 GHz using 0.18 µm CMOS process. The simulation shows that the proposed PA design achieved 19.25 dB maximum gain with 1.8 V power supply. In this work, the achieved input and output return loss ranging from -8.13 dB to -19.19 dB, and -1.68 dB to -16.03 dB, respectively, through full band frequency.

References

R. Sapawi, D. H. A. Mohamad, D. S. A. A. Yusuf, S. K. Sahari, D. N. S. D. A. Salleh, N. A. H. A. Hazis, and S. A. Z. Murad, “CMOS Power Amplifier Design Techniques for UWB Communication: A Review,” Journal of Telecommunication, Electronic and Computer Engineering, vol 9, no 2-10, pp 1-8, 2017.

S. A. Z. Murad, R. K. Pokharel, R. Sapawi, H. Kanaya, and K. Yoshida, “High efficiency, good linearity, and excellent phase linearity of 3.1-4.8 GHz CMOS UWB PA with a current-reused technique,” IEEE Trans. Consum. Electron., vol. 56, no. 3, pp. 1241–1246, 2010.

H. Mosalam, A. Allam, H. Jia, R. Pokharel, M. Ragab, and K. Yoshida, “A 5-9 GHz CMOS Ultra-wideband power amplifier design using load-pull,” Proc. IEEE Int. Conf. Electron. Circuits, Syst., pp. 13–16, 2013.

S. A. Z. Murad, R. K. Pokharel, A. I. A. Galal, R. Sapawi, H. Kanaya, and K. Yoshida, “An excellent gain flatness 3.0-7.0 GHz CMOS PA for UWB applications,” IEEE Microw. Wirel. Components Lett., vol. 20, no. 9, pp. 510–512, 2010.

R. Sapawi, R. K. Pokharel, S. A. Z. Murad, D. A. A. Mat, H. Kanaya, and K. Yoshida, “Low power, low group delay MB-OFDM UWB CMOS power amplifier using current-reused technique,” in IEEE Region 10 Annual International Conference, Proceedings/TENCON, 2011.

R. Sapawi, S. A. Zainol Murad, and D. A. A. Mat, “5–11GHz CMOS PA with 158.9±41ps group delay and low power using currentreused technique,” AEU - Int. J. Electron. Commun., vol. 66, no. 11, pp. 928–932, 2012.

C. Grewing, K. Winterberg, S. Van Waasen, M. Friedrich, G. L. Puma, A. Wiesbauer, and C. Sandner, “Fully integrated distributed power amplifier in CMOS technology, optimized for UWB transmitters,” 2004 IEE Radio Freq. Integr. Circuits Syst. Dig. Pap., pp. 87–90, 2004.

C. Lu, a.-V. Pham, and M. Shaw, “A CMOS power amplifier for full-band UWB transmitters,” IEEE Radio Freq. Integr. Circuits Symp. 2006, vol. 1, pp. 1–4, 2006.

R. Sapawi, R. K. Pokharel, S. A. Z. Murad, A. Anand, N. Koirala, H. Kanaya, and K. Yoshida, “Low Group Delay 3.1-10.6 GHz CMOS Power Amplifier for UWB Applications,” vol. 22, no. 1, pp. 41–43, 2012.

S. Hanen, M. Dhieb, H. Chariani, and M. Lahiani, “3.1-10.6 GHz high linearity, excellent gain flatness CMOS Power Amplifier for UWB Applications using stagger tuning technique.”

S. A. Z. Murad, M. M. Shahimim, R. K. Pokharel, H. Kanaya, and K. Yoshida, “A 6-10.6 GHz CMOS PA with common-gate as an input stage for UWB transmitters,” in IEEE Region 10 Annual International Conference, Proceedings/TENCON, 2011.

C. Lu, A.-V. Pham, and M. Shaw, “A CMOS Power Amplifier for Full-Band UWB Transmitters,” Radio Freq. Integr. Circuits Symp. 2006 IEEE, 2006.

H. C. Hsu, Z. W. Wang, and G. K. Ma, “A low power CMOS fullband UWB power amplifier using wideband RLC matching method,” in 2005 IEEE Conference on Electron Devices and Solid-State Circuits, EDSSC, 2006.

R. Sapawi, S. K. Sahari, and K. Kipli, “A low power 3.1-10.6 GHz ultra-wideband CMOS power amplifier with resistive shunt feedback technique,” in Proceedings - 2013 International Conference on Advanced Computer Science Applications and Technologies, ACSAT 2013, 2014;

Downloads

Published

2018-03-01

How to Cite

Yusuf, D., Sapawi, R., Masra, S., Sahari, S., Sawawi, M., Mat, D., Marzuki, A., & Zamhari, N. (2018). Design of CMOS Power Amplifier with Resistive Feedback and Notch Filter for UWB Systems. Journal of Telecommunication, Electronic and Computer Engineering (JTEC), 10(1-12), 93–97. Retrieved from https://jtec.utem.edu.my/jtec/article/view/3833

Most read articles by the same author(s)