Electrical Tests for Capacitive Open Defects in Assembled PCBs


  • Fara Ashikin Alia Faculty of Engineering Technology, Universiti Teknikal Malaysia Melaka, Malaysia.
  • Akihiro Odoriba Graduate School of Technology and Science, Tokushima University, Japan.
  • Masaki Hashizume Graduate School of Technology and Science, Tokushima University, Japan.
  • Hiroyuki Yotsuyanagi Graduate School of Technology and Science, Tokushima University, Japan.
  • Shyue-Kung Lu National Taiwan University of Science and Technology, Taiwan.


Design for Testability, Electrical Test, Open Defects,


Nowadays, Ball Grid Array (BGA) becomes a major packaging type due to its high bulk for input/output (I/O) pins. However, there are defects such as voids and cracks occurring between a BGA IC and a PCB which may result in an electrical failure in the circuit. This paper presents electrical tests for capacitive open defects occurring at an interconnection between an IC and a PCB. Feasibility of the electrical test with the test circuit is evaluated by SPICE simulation and experiments. Capacitive open defects occurring at interconnects are detected by the test method. Both simulation and experimental results showed that capacitive open defects generating no logical errors can be detected by the test method at a test speed of 1kHz and 1MHz.


Yasuhiko HARA, “Non Destructive Inspection Technologies Used for Electronic Components and Packages”, Journal of Japan Institute of Electronics Packaging, Vol 4, No. 6, 2001, pp. 470-474 (in Japanese).

gEr.i dJ. aVrraaryd apmacakna,g Res. ”C, Prorwocl.e y1,9 9a5n dJ aTp.a nG oInotd. mElaenc,t r“oTnh. eM manarukfe. tT feocrh nboalll. Symp., pp. 205–207, 1995.

E. C. C. Yeh, W. J. Choi, K. N. Tu, P. Elenius, and H. Balkan, “Current-crowding-induced electromigration failure in flip chip solder joints”, Appl. Phys. Lett., vol. 80, no. 4, p. 580, 2002.

JHo.i nGtsa na,n Wd S. Jo.l dCehr oLi,i nGe.s ”X, uJ,. aMndet .K, .v Nol.. T54u,, n“Eo.l e6c,t propm. 3ig4r–a3ti7o, n2 0o0n2 S. older

D. Arumi, R. Rodriguez-Montanes, and J. Figueras, “Experimental Characterization of CMOS Interconnect Open Defects”, Comput. Des. Integr. Circuits Syst. IEEE Trans., vol. 27, no. 1, pp. 123–136, 2008.

AH . PBralecetikcearl, AP.p vparona dcehn” ,E Kijlnudweenr, Aancda dFe.m diec J Pounbgl,i s“hBeoru (n1d9a9r3y)-.S can Test:

M. Chen, C. Tai, and Y. Huang, “Nondestructive analysis of interconnection in two-die BGA using TDR”, in Instrumentation and Measurement, IEEE Transactions on, 2006, vol. 55, no. 2, pp. 400– 405.

Hashizume M., Kato K. and Yotsuyanagi H., “Electrical Test of Open Defects between IEEE1149.1 Compliants ICs”, Journal of Japan Institute of Electronics Packaging, vol. 14, no. 2, pp. 99-102, 2011 (in

JSahpaaon-eHsue ).P eng, Hyun Do Nam, “Void defect detection in ball grid array X-ray images using a new blob filter”, Journal of Zhejiang University-Science C (Computers & Electronics), vol. 13, no. 11, pp. 840-849, 2012.

Mohammad S. Laghari and Qurban A. Memon, “Identification of Faulty BGA Solder Joints in X-Ray Images”, International Journal of Future Computer and Communication, vol. 4, no. 2, pp. 122-125,

AAkpirhili r2o0 1O5d. oriba, Masaki Hashizume, Shoichi Umezu and Hiroyuki Yotsuyanagi, “A Design for Testability with nMOS Switches to Detect Open Pins in Assembled PCBs”, International Design and Concurrent Engineering Conference 2015, paper no. 31, September 6- 7, Tokushima, Japan.

FUamrae zAus, hHikiirno yBuiknit iY Aoltis, uAyaknihaigroi aOnddo Srihbyau, eM-Kasuankgi HLua,s h“iEzulemcter,i cSahl oTicehsti of Capacitive Open Defects at BGA ICs in Assembled PCB”, Proc. 2nd International Forum on Advanced Technologies (IFAT2016), pp. 229-231, March 7-8, Tokushima, Japan.

Robert D. Malucci and Augusto P. Panella, “Contact Physics of Capacitive Interconnects”, IEEE Transactions on Component, Packaging and Manufacturing Technology, Vol. 3, No. 3, March 2013.

“TEolmecotarkicia lK Toensits hMi, etHhoirdo yfuokr i InYteortcsounynanecatg iO panend Dmeafseacktsi iHn a3sDhi zIuCms”e,, Transaction of The Japan Institute of Electronics Packaging, vol. 5, no. 1, 2012.

Daniel H. Jung, Joohee Kim, Heegon Kim, Jonghoon J. Kim, Joungho Kim, Jun So Pak, “Disconnection Failure Model and Analysis of aTnSdV S-byastseemd s3 SDy mICpso”s, iIuEmE E(E DElAecPtSri)c,a pl pD. e1s6i4g-n1 6o7f ,A Ddevca.n 2c0e1d2 P. ackaging




How to Cite

Alia, F. A., Odoriba, A., Hashizume, M., Yotsuyanagi, H., & Lu, S.-K. (2017). Electrical Tests for Capacitive Open Defects in Assembled PCBs. Journal of Telecommunication, Electronic and Computer Engineering (JTEC), 9(3-2), 49–52. Retrieved from https://jtec.utem.edu.my/jtec/article/view/2812