A New Symmetric/Asymmetric Multilevel Inverter Based on Cascaded Connection of Sub-Multilevel Units Aiming less Switching Components and Total Blocked Voltage

Authors

  • M. Hosseinpour Department of Electrical and Computer Engineering, University of Mohaghegh Ardabili, Ardabil, Iran.
  • A. Seifi Department of Electrical and Computer Engineering, University of Mohaghegh Ardabili, Ardabil, Iran.
  • E. Feyz Department of Electrical and Computer Engineering, University of Mohaghegh Ardabili, Ardabil, Iran.

Keywords:

Multilevel Inverter, Number of Switch, Number of Gate Driver, Power Loss,

Abstract

In this paper, a new multilevel inverter is designed to improve the power and voltage quality, which contains a lesser number of switches in the specified voltage levels. The proposed inverter includes power electronic devices such as switches and diode, and DC inputs. In the proposed structure the desired output voltage can be produced by considering a series connection of a novel sub-multilevel module. This structure can be designed in both the symmetric and asymmetric topologies. The proposed structure has superior condition in terms of semiconductor switches and drivers count as well as switching loss. Additionally, the Total Blocked Voltage (TBV) of the proposed converter is compared with the conventional and the novel converters. This topology is studied by symmetric as well as asymmetric topologies through simulations in Matlab/Simulink environment as well as experiments by a laboratory prototype.

Author Biographies

M. Hosseinpour, Department of Electrical and Computer Engineering, University of Mohaghegh Ardabili, Ardabil, Iran.

Assistant professor at University of Mohaghegh Ardabili, Ardabil, Iran

A. Seifi, Department of Electrical and Computer Engineering, University of Mohaghegh Ardabili, Ardabil, Iran.

Ph.D student at University of Mohaghegh Ardabili, Ardabil, Iran

Downloads

Published

2020-03-31

How to Cite

Hosseinpour, M., Seifi, A., & Feyz, E. (2020). A New Symmetric/Asymmetric Multilevel Inverter Based on Cascaded Connection of Sub-Multilevel Units Aiming less Switching Components and Total Blocked Voltage. Journal of Telecommunication, Electronic and Computer Engineering (JTEC), 12(1), 53–62. Retrieved from https://jtec.utem.edu.my/jtec/article/view/5819

Issue

Vol. 12 No. 1: January - March 2020

Section

Articles

License

TRANSFER OF COPYRIGHT AGREEMENT

The manuscript is herewith submitted for publication in the Journal of Telecommunication, Electronic and Computer Engineering (JTEC). It has not been published before, and it is not under consideration for publication in any other journals. It contains no material that is scandalous, obscene, libelous or otherwise contrary to law. When the manuscript is accepted for publication, I, as the author, hereby agree to transfer to JTEC, all rights including those pertaining to electronic forms and transmissions, under existing copyright laws, except for the following, which the author(s) specifically retain(s):

  1. All proprietary right other than copyright, such as patent rights
  2. The right to make further copies of all or part of the published article for my use in classroom teaching
  3. The right to reuse all or part of this manuscript in a compilation of my own works or in a textbook of which I am the author; and
  4. The right to make copies of the published work for internal distribution within the institution that employs me

I agree that copies made under these circumstances will continue to carry the copyright notice that appears in the original published work. I agree to inform my co-authors, if any, of the above terms. I certify that I have obtained written permission for the use of text, tables, and/or illustrations from any copyrighted source(s), and I agree to supply such written permission(s) to JTEC upon request.