A New Symmetric/Asymmetric Multilevel Inverter Based on Cascaded Connection of Sub-Multilevel Units Aiming less Switching Components and Total Blocked Voltage

Authors

  • M. Hosseinpour Department of Electrical and Computer Engineering, University of Mohaghegh Ardabili, Ardabil, Iran.
  • A. Seifi Department of Electrical and Computer Engineering, University of Mohaghegh Ardabili, Ardabil, Iran.
  • E. Feyz Department of Electrical and Computer Engineering, University of Mohaghegh Ardabili, Ardabil, Iran.

Keywords:

Multilevel Inverter, Number of Switch, Number of Gate Driver, Power Loss,

Abstract

In this paper, a new multilevel inverter is designed to improve the power and voltage quality, which contains a lesser number of switches in the specified voltage levels. The proposed inverter includes power electronic devices such as switches and diode, and DC inputs. In the proposed structure the desired output voltage can be produced by considering a series connection of a novel sub-multilevel module. This structure can be designed in both the symmetric and asymmetric topologies. The proposed structure has superior condition in terms of semiconductor switches and drivers count as well as switching loss. Additionally, the Total Blocked Voltage (TBV) of the proposed converter is compared with the conventional and the novel converters. This topology is studied by symmetric as well as asymmetric topologies through simulations in Matlab/Simulink environment as well as experiments by a laboratory prototype.

Author Biographies

M. Hosseinpour, Department of Electrical and Computer Engineering, University of Mohaghegh Ardabili, Ardabil, Iran.

Assistant professor at University of Mohaghegh Ardabili, Ardabil, Iran

A. Seifi, Department of Electrical and Computer Engineering, University of Mohaghegh Ardabili, Ardabil, Iran.

Ph.D student at University of Mohaghegh Ardabili, Ardabil, Iran

References

M. Vijeh, M. Rezanejad, E. Samadaei, and K. Bertilsson, “A general review of multilevel inverters based on main submodules: Structural point of view,” IEEE Trans. Power Electron., vol. 34, no. 10, pp. 9479- 9502, 2019.

M.A Jagabar Sathik and K. Vijayakumar, “An assessment of recent multilevel inverter topologies with reduced power electronics components for renewable applications,” Renewable and Sustainable Energy Reviews, vol.82,no.3, pp.3379-3399, Feb-2018.

J. Rodriguez, . Bernet, P. K. teimer and I. E. Lizama, “A Survey on Neutral-Point-Clamped Inverters,” IEEE Trans. Ind. Electron., vol. 57, no. 7, pp. 2219–2230, Jul. 2010.

W. A. Halim, S. Ganeson, M. Azri, T. T. Azam, “Review of multilevel inverter topologies and its applications,” Journal of Telecommunication, Electronic and Computer Engineering (JTEC), vol.8, no. 7, pp. 51-56, 2016.

M. Y. Lada, A. Khamis, M. Azri, N. I. Zolkifri, M. R. M. Nawawi, C. K. Gan, “A New Improvement of Reverse Voltage Single Phase Multilevel Inverter Topology,” Journal of Telecommunication, Electronic and Computer Engineering (JTEC), vol. 10, no. 2-6, pp. 65- 70, 2018.

E. Babaei, M. F. Kangarlu, and M. A. Hosseinzadeh, “Asymmetrical multilevel converter topology with reduced number of components,” IET Power Electron., vol. 6, no. 6, pp. 1188–1196, 2013.

M. M. Rahimian, M. Hosseinpour, A. Dejamkhooy, “A Modified Phase-Shifted Pulse Width Modulation to Extend Linear Operation of Hybrid Modular Multi-level Converter,” J. Oper. Autom. Power Eng., vol. 6, no. 2, pp. 183-192, 2018.

M. Hosseinpour, A. Seifi, A. Dejamkhooy, F. Sedaghati, “Switch Count Reduced Structure for Symmetric Bi-directional Multilevel Inverter Based on Switch-Diode-Source Cells,” IET Power Electronics, 2020, Early Access.

X. Sun, B. Wang, Y. Zhou, W. Wang, H. Du, and Z. Lu, “A Single DC Source Cascaded Seven-Level Inverter Integrating Switched Capacitor Techniques,” IEEE Trans. Ind. Electron., vol. 63, no. 11, pp. 7184- 7194, 2016.

M. Hosseinpour, S. Mansouri, H. Shayeghi, “Selective Harmonics Elimination Technique in Cascaded H-Bridge Multi-Level Inverters Using the Salp Swarm Optimization Algorithm,” J. Oper. Autom. Power Eng., vol. 8, no. 1, pp. 32-42, 2020.

E. Babaei, M.F. Kangarlu, M. Sabahi, “Extended multilevel converters: an attempt to reduce the number of independent DC voltage sources in cascaded multilevel converters,” IET Power Electron., vol. 7, no. 1, pp. 157-166, 2015.

J. Ebrahimi, E. Babaei, and G. B. Gharehpetian, “A new multilevel converter topology with reduced number of power electronic components,” IEEE Trans. Ind. Electron., vol. 59, no. 2, pp. 655–667, 2012.

S. Rohner, S. Bernet, M. Hiller, and R. Sommer, “Modulation, losses, semiconductor requirements of modular multilevel converters,” IEEE Trans. Ind. Electron., vol. 57, no. 8, pp. 2633–2642, 2010.

M. Ned, T. M. Undeland, and W. P. Robbins, Power Electronics: Converters, Applications and Design (2nd ed. Hoboken, NJ, USA: Wiley, 2001).

E. Babaei, S. Laali and Z. Bayat, “A Single-Phase Cascaded Multilevel Inverter Based on a New Basic Unit with Reduced Number of Power Switches,” IEEE Trans. Ind. Electron., vol. 62, no. 2, pp. 922-929, 2015.

R. S. Alishah, S. H. Hosseini, E. Babaaei and M. Sabahi, “A New General Multilevel Converter Topology Based on Cascaded Connection of Sub-Multilevel Units with Reduced Switching Components, DC Sources and Blocked Voltage by Switches,” IEEE Trans. Ind. Electron., vol. 63, no. 11, pp. 7157–7164, 2016.

M. Jayabalan, B. Jeevarathinam and T. Sandirasegarane, “Reduced switch count pulse width modulated multilevel inverter,” IET Power Electron., vol. 10, no. 1, pp. 10-17, 2017.

C. Dhanamjayulu and S. Meikandasivam, “Implementation and Comparison of Symmetric and Asymmetric Multilevel Inverters for Dynamic Loads,” IEEE Accsess, vol. 6, pp. 738-746, 2018.

K. K. Gupta and S. Jain, “A Novel Multilevel Inverter Based on Switched DC Sources,” IEEE Trans. Ind. Electron., vol. 61, no. 7, pp. 3269 – 3278, 2014.

M. R. J. Oskuee, M. Karimi, S. N. Ravadanegh and G. B. Gharehpetian, “An Innovative Scheme of Symmetric Multilevel Voltage Source Inverter with Lower Number of Circuit Devices,” IEEE Trans. Ind. Electron., vol. 62, no. 11, pp. 6965-6973, 2015.

H. Samsami, A. Taheri, and R. Sammanbakhsh, “New bidirectional multilevel inverter topology with staircase cascading for symmetric and asymmetric structures,” IET Power Electron., vol. 10, no. 11, pp. 1315-1323, 2017.

S. M. Ali, R. S. Alishah, and V. Krishnasay, “A New Generalized Multilevel Converter Topology with Reduced Voltage on Switches, Power losses and Components,” IEEE J. Emerging and Selected Topics Power Electron., vol. 7, no. 2, pp. 1094-1106, 2019.

M. Saeedian, J. Adabi and S. M. Hosseini, “Cascaded multilevel inverter based on symmetric–asymmetric DC sources with reduced number of components,” IET Power Electron., vol. 10, no. 12, pp. 1468-1478, 2017.

J. S. M. Ali, R. S. Alishah, N. Sandeep, S. H. Hosseini, E. Babaei, V. Krishnasay and U. R. Yaragatti, “A New Generalized Multilevel Converter Topology Based on Cascaded Connection of Basic Units,” IEEE J. Emerging and Selected Topics Power Electron., vol. 7, no. 4, pp. 2498–2512, 2019.

M. F. Kangarlu, E. Babaei and S. Laali, “Symmetric multilevel inverter with reduced components based on non-insulated dc voltage sources,” IET Power Electron., vol. 5, no. 5, pp. 571–581, 2012.

J. Ebrahimi, E. Babaei and G. B. Gharehpetian, “A New Topology of Cascaded Multilevel Converters With Reduced Number of Components for High-Voltage Applications,” IEEE Trans. Power Electron., vol. 26, no. 11, pp. 3109-3118, 2011.

M. D. Siddique, S. Mekhilef, N.M. Shah and M. A. Memon, “Optimal Design of a New Cascaded Multilevel Inverter Topology With Reduced Switch Count,” IEEE Access, vol. 7, pp. 24498-24510, 2019.

R.S. Alishah, S.H. Hosseini, E. Babaei, M. Sabahi. “A new single‐ phase multilevel converter topology with reduced power electronic devices, voltage rating on switches, and power losses,” Int J Circ Theor Appl., vol. 46, no. 7, pp. 1372-1391, 2018.

S. Yousofi-Darmian, and S.M. Barakati, “A New Asymmetric Multilevel Inverter with Reduced Number of Components,” IEEE J. Emerging and Selected Topics Power Electron., Early access.

Downloads

Published

2020-03-31

How to Cite

Hosseinpour, M., Seifi, A., & Feyz, E. (2020). A New Symmetric/Asymmetric Multilevel Inverter Based on Cascaded Connection of Sub-Multilevel Units Aiming less Switching Components and Total Blocked Voltage. Journal of Telecommunication, Electronic and Computer Engineering (JTEC), 12(1), 53–62. Retrieved from https://jtec.utem.edu.my/jtec/article/view/5819

Issue

Vol. 12 No. 1: January - March 2020

Section

Articles

License

TRANSFER OF COPYRIGHT AGREEMENT

The manuscript is herewith submitted for publication in the Journal of Telecommunication, Electronic and Computer Engineering (JTEC). It has not been published before, and it is not under consideration for publication in any other journals. It contains no material that is scandalous, obscene, libelous or otherwise contrary to law. When the manuscript is accepted for publication, I, as the author, hereby agree to transfer to JTEC, all rights including those pertaining to electronic forms and transmissions, under existing copyright laws, except for the following, which the author(s) specifically retain(s):

  1. All proprietary right other than copyright, such as patent rights
  2. The right to make further copies of all or part of the published article for my use in classroom teaching
  3. The right to reuse all or part of this manuscript in a compilation of my own works or in a textbook of which I am the author; and
  4. The right to make copies of the published work for internal distribution within the institution that employs me

I agree that copies made under these circumstances will continue to carry the copyright notice that appears in the original published work. I agree to inform my co-authors, if any, of the above terms. I certify that I have obtained written permission for the use of text, tables, and/or illustrations from any copyrighted source(s), and I agree to supply such written permission(s) to JTEC upon request.