Implementation of a 4-bit Ripple Carry Full Adder of Mirror Design Style Using Synopsys Generic 90nm Technology on a Full-Custom and Semi-Custom Design
Keywords:Full Adder, Layout Diagram, Schematic Diagram, Verification Process,
AbstractThe most frequently used component in the datapath block and the speed-limiting element is the adder. Because of this, it is essential to optimize the adder knowing it has a big impact on the overall system performance. In addition to that, adders are a very important subsystem in digital designs, thus, taking care about its performance must be spotted. By manipulating the transistor sizes and circuit topology, the speed can be optimized. A circuit of a CMOS (Complementary metal oxide semiconductor) 4-bit RCA (Ripple Carry Adder) is presented. The proposed adder cell refers to the CMOS adder class executed on CMOS mirror design style that has a smaller area and delay compared with the static adder implementation of the full adder. By simply cascading full-adder blocks, one obtains a Ripple-Carry Adder which perhaps the simplest to implement than that of the other carry adders. Creating the full adder in schematic diagram is a part of Pre-simulation. It incorporates the construction of CMOS transistors and connected through the use of wires. Widths and lengths of the transistors are the crucial parts in designing to place and route connections easily. Layout diagram is the equivalent of the schematic diagram but more on a detailed part and it should be the same as the transistor based circuit. With the aid of the verification processes such as DRC (Design Rule Check) and LVS (Layout versus Schematic), it can give an assurance that both the schematic and layout diagrams are similar and functioning properly.
M. Alioto and G. Palumbo, “Analysis and comparison on full adder block in submicron technology,” IEEE Trans. very large scale Integr. Syst., vol. 10, no. 6, pp. 806–823, 2002.
P. E. Allen and D. R. Holberg, CMOS analog circuit design. Oxford Univ. Press, 2002.
V. V Shubin, “Analysis and comparison of ripple carry full adders by speed,” in Micro/Nanotechnologies and Electron Devices (EDM), 2010 International Conference and Seminar on, 2010, pp. 132–135.
R. Uma, V. Vijayan, M. Mohanapriya, and S. Paul, “Area, delay and power comparison of adder topologies,” Int. J. VLSI Des. Commun. Syst., vol. 3, no. 1, p. 153, 2012.
N. H. E. Weste and D. M. Harris, CMOS VLSI design: a circuits and systems perspective. Pearson Education India, 2005.
I.-C. Wey, C.-H. Huang, and H.-C. Chow, “A new low-voltage CMOS 1-bit full adder for high-performance applications,” in ASIC, 2002. Proceedings. 2002 IEEE Asia-Pacific Conference on, 2002, pp. 21–24.
P. Bhattacharyya, B. Kundu, S. Ghosh, V. Kumar, and A. Dandapat, “Performance analysis of a low-power high-speed hybrid 1-bit full adder circuit,” IEEE Trans. very large scale Integr. Syst., vol. 23, no. 10, pp. 2001–2008, 2015.
V. Foroutan, M. Taheri, K. Navi, and A. A. Mazreah, “Design of two Low-Power full adder cells using GDI structure and hybrid CMOS logic style,” Integr. VLSI J., vol. 47, no. 1, pp. 48–61, 2014.
M. Agarwal, N. Agrawal, and M. A. Alam, “A new design of low power high speed hybrid CMOS full adder,” in Signal Processing and Integrated Networks (SPIN), 2014 International Conference on, 2014, pp. 448–452.
R. Chipana and F. L. Kastensmidt, “SET susceptibility analysis of clock tree and clock mesh topologies,” in VLSI (ISVLSI), 2014 IEEE Computer Society Annual Symposium on, 2014, pp. 559–564.
How to Cite
TRANSFER OF COPYRIGHT AGREEMENT
The manuscript is herewith submitted for publication in the Journal of Telecommunication, Electronic and Computer Engineering (JTEC). It has not been published before, and it is not under consideration for publication in any other journals. It contains no material that is scandalous, obscene, libelous or otherwise contrary to law. When the manuscript is accepted for publication, I, as the author, hereby agree to transfer to JTEC, all rights including those pertaining to electronic forms and transmissions, under existing copyright laws, except for the following, which the author(s) specifically retain(s):
- All proprietary right other than copyright, such as patent rights
- The right to make further copies of all or part of the published article for my use in classroom teaching
- The right to reuse all or part of this manuscript in a compilation of my own works or in a textbook of which I am the author; and
- The right to make copies of the published work for internal distribution within the institution that employs me
I agree that copies made under these circumstances will continue to carry the copyright notice that appears in the original published work. I agree to inform my co-authors, if any, of the above terms. I certify that I have obtained written permission for the use of text, tables, and/or illustrations from any copyrighted source(s), and I agree to supply such written permission(s) to JTEC upon request.