Performance Analysis of Routing Algorithms in 2D Mesh Based NoC Under Varying Load Using Support Vector Machine

Authors

  • Nidhi Syal Department of Comp. Sci. &Eng., Uttarakhand Technical University, Dehradun. Jaypee University of Information Technology, Waknaghat, Solan, Himachal Pradesh, INDIA-173234.
  • Vivek Kumar Sehgal Jaypee University of Information Technology, Waknaghat, Solan, Himachal Pradesh, INDIA-173234.

Keywords:

Classification Model, Energy, Mesh, NOC, NOXIM, Routing, Throughput,

Abstract

The paper presents the performance analysis of routing techniques on 3x3 mesh NOC topology. The effect of load variation in delay and total network energy for different types of routing is observed. The simulation is performed on the NOXIM network on chip simulator under random traffic conditions. The research involves developing of the classification model based on support vector machine for the performance analysis of both deterministic and adaptive routing schemes. The quality parameters provided as input to the model against the performance of routing algorithms based on Network-onChip platform are minimum delay, minimum energy and maximum throughput.

References

P. Guerrier and A. Greiner, “A generic architecture for on-chip packetswitched interconnections,”Proc. Design, Automation and Test in Europe Conference and Exhibition (DATE 2000), Mar. 2000, pp. 250– 256, doi:10.1109 / DATE. 2000.840047.

Hemani, A. Jantsch, S. Kumar, A. Postula, J.Oberg, M. Millberg. et al, “Network on a chip: an architecture for billion transistor era,” Proc. IEEE NorChip, 2000.

W. Dally and B. Towles, “Route packets, not wires: on-chip interconnection networks,” Proc. Design Automation Conference, Jun.2001, pp. 684–689.

M. Sqroi, M. Sheets, A. Mihal, K. Keutzer, S. Malik, J.Rabaey, et al. “Addressing the system-on-a-chip interconnect woes through communication-based design”,Proc. Design Automation Conference, Jun 2001, pp.667-672.

S. Kumar, A. Jantsch, J. Soininen, M. Forsell, M. Millberg, J. Oberg. et al, “A network on chip architecture and design methodology,” Proc. IEEE Computer Society Annual Symposium on VLSI, Apr. 2002, pp. 105–112, doi: 0.1109/ISVLSI.2002.1016885.

J. Duato, S. Yalamanchili, L. Ni, Interconnection networks: an engineering approach, Morgan Kaufmann, Revised Edition, 2002.

L. M. Ni, P. K. Mckinley, “A Survey of Wormhole Routing Techniques in Direct Networks”, Computer, vol. 26(2),Feb 1993, pp. 62 –76, doi: 10.1109/2.191995.

M. Dehyadgari, M. Nickray, A. Afzali-kusha, Z. Navabi:Evaluation of Pseudo Adaptive XY Routing Using an Object OrientedModel for NOC. The 17th International Conference on Microelectronics, 13– 15December 2005.

Wang Zhang, LigangHou, Jinhui Wang, ShuqinGeng, Wuchen Wu, “Comparison Research between XY and Odd-Even Routing Algorithm of a 2-Dimension 3X3.

Mesh Topology Network-on-Chip”, WRI Global Congress on Intelligent Systems, GSIS’09, May 2009, pp. 329-333, doi: 10.1109/GCIS.2009.110.

Ge-Ming Chiu, “The odd-even turn model for adaptive routing”, IEEE Transactions on parallel and distributed systems, Jul 2000, pp. 729-738 doi: 10.1109/71.877831.

Jingcao Hu; Marculescu, R., “DyAD - smartrouting for networks-onchip”, 41st Proceeding of Design automation conference, San Diego, CA, USA, Jul 2004, pp. 260-263.

L. Jain., “NIRGAM: A Simulator for NoC Interconnect Routing and Applications Modeling”, date conference, Sep 2007, pp. 1-2.

Sehgal,V.K., 2015. Markovian models based stochastic communication in networks-in-package. IEEE Transactions on Parallel and Distributed Systems, 26(10), pp.2806-2821.

Downloads

Published

2017-11-23

How to Cite

Syal, N., & Sehgal, V. K. (2017). Performance Analysis of Routing Algorithms in 2D Mesh Based NoC Under Varying Load Using Support Vector Machine. Journal of Telecommunication, Electronic and Computer Engineering (JTEC), 9(3-6), 67–71. Retrieved from https://jtec.utem.edu.my/jtec/article/view/3047

Issue

Vol. 9 No. 3-6: Futuristic Trends in Computing Technologies

Section

Articles

License

TRANSFER OF COPYRIGHT AGREEMENT

The manuscript is herewith submitted for publication in the Journal of Telecommunication, Electronic and Computer Engineering (JTEC). It has not been published before, and it is not under consideration for publication in any other journals. It contains no material that is scandalous, obscene, libelous or otherwise contrary to law. When the manuscript is accepted for publication, I, as the author, hereby agree to transfer to JTEC, all rights including those pertaining to electronic forms and transmissions, under existing copyright laws, except for the following, which the author(s) specifically retain(s):

  1. All proprietary right other than copyright, such as patent rights
  2. The right to make further copies of all or part of the published article for my use in classroom teaching
  3. The right to reuse all or part of this manuscript in a compilation of my own works or in a textbook of which I am the author; and
  4. The right to make copies of the published work for internal distribution within the institution that employs me

I agree that copies made under these circumstances will continue to carry the copyright notice that appears in the original published work. I agree to inform my co-authors, if any, of the above terms. I certify that I have obtained written permission for the use of text, tables, and/or illustrations from any copyrighted source(s), and I agree to supply such written permission(s) to JTEC upon request.