Application of a Stable Latency Insertion Method for Simulations of Power Distribution Networks

Authors

  • Kin Hang Tan School of Electrical and Electronic Engineering, Universiti Sains Malaysia, 14300 Nibong Tebal, Pulau Pinang, Malaysia.
  • Patrick Goh School of Electrical and Electronic Engineering, Universiti Sains Malaysia, 14300 Nibong Tebal, Pulau Pinang, Malaysia.
  • Mohd Fadzil Ain School of Electrical and Electronic Engineering, Universiti Sains Malaysia, 14300 Nibong Tebal, Pulau Pinang, Malaysia.

Keywords:

Latency Insertion Method (LIM), On-Chip, Power Distribution Network,

Abstract

This paper presents an application of a stable implementation of the latency insertion method for simulations of power distribution networks (PDN). Traditionally, simulations of PDNs poses a considerable challenge due to their large circuit sizes. While the latency insertion method can be applied to simulate these networks, the existence of low latency elements results in a more stringent stability criterion which reduces the efficiency of the method. Using the improved formulation, a latency insertion method that is free from the stability criteria is obtained, which results in no limitation on the size of the time step.

References

E. P. Li. et al., “Progress review of electromagnetic compatibility analysis technologies for packages, printed circuit boards, and novel interconnects,” IEEE Trans. Electromagn. Compat., vol. 52, no. 2, pp. 248–265, May 2010.

J. E. Schutt-Aine, “Latency insertion method (LIM) for the fast transient simulation of large networks,” IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 48, no. 1, pp. 81–89, Jan. 2001.

S. N. Lalgudi, M. Swaminathan, and Y. Kretchmer, “On-chip powergrid simulation using latency insertion method,” IEEE Trans. Circuits Syst. I, vol. 55, no. 3, pp. 914–931, Apr. 2008.

T. Sekine and H. Asai, “Block latency insertion method (block-LIM) for fast transient simulation of tightly coupled transmission lines,” IEEE Trans. Electromagn. Compat., vol. 53, no. 2, pp. 193–201, Feb. 2011.

S. N. Lalgudi and M. Swaminathan, “Analytical stability condition of the latency insertion method for nonuniform GLC circuits,” IEEE Trans. Circuits Syst. II, vol. 55, no. 9, pp. 937–941, Sep. 2008.

K. Yee, “Numerical solution of initial boundary value problems involving Maxwell’s equations in isotropic media,” IEEE Trans. Antennas Propagat., vol. 14, no. 3, pp. 302–307, May 1966.

P. Goh, J. E. Schutt-Aine, D. Klokotov, J. Tan, P. Liu, W. Dai, and F. Al-Hawari, “Partitioned latency insertion method with a generalized stability criteria,” IEEE Trans. Compon., Packag., Manuf. Technol., vol. 1, no. 9, pp. 1447–1455, Sep. 2011.

J. E. Schutt-Aine, “Stability analysis of the latency insertion method using a block matrix formulation,” in Proc. IEEE Electr. Des. Adv. Packag. Syst. Symp., Seoul, Korea, Dec. 2008, pp. 155–158.

K. H. Tan, P. Goh, and M. F. Ain, “A voltage-in-current formulation for the latency insertion method for improved stability,” Electron. Lett.,in press.

J. Choi, M. Swaminathan, N. Do and R. Master, “Modeling of power supply noise in large chips using the circuit-based finite-difference time-domain method,” IEEE Trans. Electromagn. Compat., vol. 47, no. 3, pp. 424–439, Aug. 2005.

Downloads

Published

2017-06-01

How to Cite

Hang Tan, K., Goh, P., & Ain, M. F. (2017). Application of a Stable Latency Insertion Method for Simulations of Power Distribution Networks. Journal of Telecommunication, Electronic and Computer Engineering (JTEC), 9(2-5), 27–31. Retrieved from https://jtec.utem.edu.my/jtec/article/view/2387