A Priority Based Enterprise Architecture Implementation Assessment Model: An Analytic Hierarchy Process (AHP) Approach

Authors

  • Nur Azaliah A.Bakar Advanced Informatics School (AIS), Universiti Teknologi Malaysia, 54100,Kuala Lumpur.
  • Harihodin S. Advanced Informatics School (AIS), Universiti Teknologi Malaysia, 54100,Kuala Lumpur.
  • Nazri Kama Advanced Informatics School (AIS), Universiti Teknologi Malaysia, 54100,Kuala Lumpur.

Keywords:

Enterprise Architecture (EA), Analytic Hierarchy Process (AHP), Balanced Scorecard, Assessment,

Abstract

Despite of many Enterprise Architecture (EA) frameworks and methodologies available, in reality EA implementation is a challenging process. In order to assure a progressive EA implementation, assessment and monitoring mechanism is required. The existing EA assessment approaches are mostly based on checklist or maturity model and designed to assess post EA implementation. Less EA assessment is found to cater on the pre and during EA implementation process. This indicates that the lack of systematic assessment mechanism, especially for pre and during EA implementation phase. Hence, based on the gap identified, this study proposes a priority based assessment model for pre and during EA implementation process. This integrated model of Balanced Scorecard (BSC) and Analytic Hierarchy Process (AHP) is designed to assess the priority and capability of the organization in implementing EA. The assessment criteria were formulated from findings of an exploratory study. Six main criteria and 27 sub-criteria have been identified as the Critical Success Factors (CSFs) in EA implementation. Based on these CSFs, a Priority based EA Implementation Assessment Model (PEAIAM) has been formulated and presented in this paper.

Downloads

Download data is not yet available.

Downloads

Published

2017-06-01

How to Cite

A.Bakar, N. A., S., H., & Kama, N. (2017). A Priority Based Enterprise Architecture Implementation Assessment Model: An Analytic Hierarchy Process (AHP) Approach. Journal of Telecommunication, Electronic and Computer Engineering (JTEC), 9(2-3), 121–125. Retrieved from https://jtec.utem.edu.my/jtec/article/view/2340