Melaka Network Overcurrent Protection & Coordination Analysis Using PSCAD Software

Authors

  • Mohd Hendra Hairi Faculty of Electrical Technology and Engineering, Universiti Teknikal Malaysia Melaka, Hang Tuah Jaya, 76100 Durian Tunggal, Melaka, Malaysia.
  • Fairoz Roslee Tenaga Nasional Berhad, Menara TNB Melaka Aras 10, Jalan MITC Hang Tuah Jaya 75450 Ayer Keroh, Melaka, Malaysia.
  • M. N. Kamarudin Faculty of Electrical Technology and Engineering, Universiti Teknikal Malaysia Melaka, Hang Tuah Jaya, 76100 Durian Tunggal, Melaka, Malaysia.
  • Ahmad Sadhiqin Mohd Isira Faculty of Electronics and Computer Technology and Engineering, Universiti Teknikal Malaysia Melaka, Hang Tuah Jaya, 76100 Durian Tunggal, Melaka, Malaysia.
  • Mohamed Fauzi Packeer Mohamed School of Electrical and Electronic Engineering, USM, Engineering Campus, Seberang Perai Selatan Nibong Tebal, Penang 14300 Malaysia.

DOI:

https://doi.org/10.54554/jtec.2024.16.02.001

Keywords:

Overcurrent protection relay, plug setting, relay operation time

Abstract

This paper presents a study on the modeling of the 132/33/11kV PMU Pulau Gadong network and the Melaka radial distribution feeder. The study proposes a protection scheme by providing the appropriate relay Pickup current/Plug Setting (PS) and Time Multiplier Setting (TMS )/Time Dial Setting (TDS) for the discrimination process and evaluating the effect of parallel transformers during faults. For this study, the IEC std 255-3 standard inverse IDMT curve characteristic was chosen for the simulation using the Power System Computer Aided Design (PSCAD). The results show that these values were trustworthy, which provide adequate and reliable protection for the whole network.

Downloads

Download data is not yet available.

Downloads

Published

2024-06-30

How to Cite

Hairi, M. H., Roslee, F. ., Kamarudin, M. N. ., Mohd Isira, A. S. ., & Mohamed, M. F. P. . (2024). Melaka Network Overcurrent Protection & Coordination Analysis Using PSCAD Software. Journal of Telecommunication, Electronic and Computer Engineering (JTEC), 16(2), 1–4. https://doi.org/10.54554/jtec.2024.16.02.001