Rapid Prototyping and Performance Evaluation of a MIMO CDMA System Using an FPGA-Based Hardware Platform
Keywords:
Rapid prototyping, FPGA, Hardware-in-the-loops, DS-CDMA, MIMO, Space-time coding, Rake receiverAbstract
This paper investigates the rapid prototyping of a multiple input-multiple-output direct sequence-code division multiple access (MIMO DS-CDMA) system with rake receiver, implemented on a field programmable gate array (FPGA) based hardware platform. The hardware implementation is created using the Altera DSP builder– a MATLAB/Simulink based system-level design tool and the Stratix EP1S80 DSP development board from Altera. The hardware-in-the-loop (HIL) co-simulation and the Logic Analyzer are used with the physical FPGA board implementing the design to evaluate the system performance and to verify the functionality of the hardware implementation in the MATLAB/Simulink environment. Results show that, in general, the bit error rate (BER) of the hardware implementation fell within the confidence intervals of the simulated BERDownloads
Downloads
How to Cite
Issue
Section
License
This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International (CC BY-NC-ND 4.0)