Design of an Efficient AXI-4 Protocol for High Speed SOC Applications on FPGA Platform

Authors

  • Archana H.R Department of ECE, BMS College of Engineering, Bangalore, India.
  • C. R. Byrareddy Department of ECE, Bangalore Institute of Technology, Bangalore, India
  • Narendra C. P Department of ECE, Bangalore Institute of Technology, Bangalore, India

Keywords:

AHB, AMBA, ASB, AXI-4, Burst, FPGA, Master, Slave, SOC, Transaction,

Abstract

The system-on-chip(SoC) design process encounters various challenges of communication between one to another module. Thus, the Bus interconnection plays a significant role in improving the system performance on a single chip. The traditional bus interconnections cease its applicability to meet the requirements of future generation SoC. This paper proposes an efficient design of the AXI-4 protocol to achieve high-speed data transfer in the SoC application. The proposed AXI-4 Interface protocol includes the Master and Slave module, which are designed using state flow and state diagrams. Both the Master and Slave module operations support burst based transactions and perform the five different channel transactions that include “write address,” “write data,” “write a response,” “read address,” “read data” along with “read response.” The simulation results of the AXI-4 interface and its FPGA realization on Artix-7 illustrate lower resource utilization, and the performance benchmarking between proposed AXI-4 with traditional AHB and Wishbone bus modules illustrates an average minimization in area and increase in frequency by 40% and 41% respectively.

Author Biography

C. R. Byrareddy, Department of ECE, Bangalore Institute of Technology, Bangalore, India

Department of ECE,BIT

Downloads

Published

2020-08-30

How to Cite

H.R, A., Byrareddy, C. R., & C. P, N. (2020). Design of an Efficient AXI-4 Protocol for High Speed SOC Applications on FPGA Platform. Journal of Telecommunication, Electronic and Computer Engineering (JTEC), 12(3), 61–68. Retrieved from https://jtec.utem.edu.my/jtec/article/view/5774

Issue

Vol. 12 No. 3: July - September 2020

Section

Articles

License

TRANSFER OF COPYRIGHT AGREEMENT

The manuscript is herewith submitted for publication in the Journal of Telecommunication, Electronic and Computer Engineering (JTEC). It has not been published before, and it is not under consideration for publication in any other journals. It contains no material that is scandalous, obscene, libelous or otherwise contrary to law. When the manuscript is accepted for publication, I, as the author, hereby agree to transfer to JTEC, all rights including those pertaining to electronic forms and transmissions, under existing copyright laws, except for the following, which the author(s) specifically retain(s):

  1. All proprietary right other than copyright, such as patent rights
  2. The right to make further copies of all or part of the published article for my use in classroom teaching
  3. The right to reuse all or part of this manuscript in a compilation of my own works or in a textbook of which I am the author; and
  4. The right to make copies of the published work for internal distribution within the institution that employs me

I agree that copies made under these circumstances will continue to carry the copyright notice that appears in the original published work. I agree to inform my co-authors, if any, of the above terms. I certify that I have obtained written permission for the use of text, tables, and/or illustrations from any copyrighted source(s), and I agree to supply such written permission(s) to JTEC upon request.