Selective Harmonic Elimination Pulse Width Modulation for Five-Level Cascaded Inverter
Keywords:
Selective Harmonic Elimination, Multilevel Inverter, MATLAB Programming, Newton-Raphson,Abstract
This paper presents an efficient selective harmonics elimination method for a five-level cascaded inverter by using the Newton-Raphson method. The aim of this project is to eliminate selected low-order harmonics by solving non-linear equations using the programming developed based on NewtonRaphson method. Meanwhile, at the same time, the fundamental component is retained efficiently. Instead of single switching, multiple switching in quarter cycles has been introduced to increase the number of harmonic orders that should be eliminated. In addition, the low-order harmonics up to the 5th order for single switching and 17th order for multiple switching are eliminated from the inverter output voltage waveform for entire modulation index. The calculated switching angles have been inserted into the simulation model of the five-level inverter by using PSIM software. Moreover, the calculated switching angles for single and multiple switching are then tested by using a prototype of a five-level inverter that has been built in the laboratory. The simulation results are verified with the experimental results for single and multiple switching.References
A. B. Ashok, "Selective harmonic elimination of multilevel inverter using SHEPWM technique," International Journal of Soft Computing and Engineering (IJSCE), pp. 79-82, 2013.
J. Kumar, B. Das and P. Agarwal, "Selective harmonic elimination technique for a multilevel inverter," Fifteenth National Power Systems Conference (NPSC), pp. 608-613, 2008.
J. Kumar, B. Das and a. P. Agarwal, "Harmonic reduction technique for a cascade multilevel inverter," International Journal of Recent Trends in Engineering, pp. 181-185, 2009.
N. K. Sharma and N. K. Sahu, "Analysis of total harmonic distortion and its elimination by multilevel inverter," International Journal of Digital Application & Contemporary Research, pp. 1-8, 2015.
B. Ismail, S. I. S. Hassan, R. C. Ismail, A. R. Haron and A. Azmi, "Selective harmonic elimination of five-level cascaded inverter using particle swarm optimization," International Journal of Engineering and Technology (IJET), pp. 5220-5232, 2014.
B. Ismail, M.H Arshad and S. Thangaprakash, "FPGA based implementation of selective harmonic elimination PWM for cascade inverter," International Review on Modelling and Simulations (IREMOS), pp. 1919-1926, 2012.
D. K. N and D. P. Kaur, "Selective harmonic elimination PWM technique implementation for a multilevel converter," International Journal of Engineering Research, pp. 303-308, 2015.
N.Karthika, R.Rajalakshmi, S. Deepika and T.Shalini, "Selective harmonic elimination technique based cascaded multilevel inverter with reduced number of switches," International Journal of Science and Research (IJSR), pp. 2177-2181, 2013.
V. Sundar and A. ovaiz, "Cascaded multilevel inverter with selective harmonic elimination-PWM technique for statcom applications," International Journal on Applications in Engineering and Technology, pp. 24-29, 2015.
K.Ganesan, K.Barathi, P.Chandrasekar and D.Balaji, "Selective harmonic elimination of cascaded multilevel inverter using BAT algorithm," Procedia Technology 21 ( 2015 ) 651 – 657, pp. 1-7, 2015.
Krismadinata, N. A. Rahim, H. W. Ping and J. Selvaraj, "Elimination of harmonics in photovoltaic seven-level inverter with NewtonRaphson optimization," Procedia Environmental Sciences 17, 2013, 519 – 528, pp. 1-10, 2012.
R.Saravanakumar, R.M.Anusuya, V.Kavitha and A.Gopi, "Selective harmonic elimination in seven level cascaded inverter," International Conference on Renewable Energy and Sustainable Energy [ICRESE’13], pp. 51-57, 2013.
N.Karthika, R.Rajalakshmi, S. Deepika and T.Shalini, "Selective harmonic elimination technique based cascaded multilevel inverter with reduced number of switches," International Journal of Science and Research (IJSR), pp. 2177-2181, 2013.
D. Subramanian and R. Rasheed, "Nine-level cascaded H-bridge multilevel inverter," International Journal of Engineering and Innovative Technology (IJEIT), pp. 201-205, 2013.
M. Murugesan, R.Pari, R.Sivakumar and S.Sivaranjani, "Different types of multilevel inverter topologies – A technical review," International Journal of Advanced Engineering Technology, pp. 149- 155, 2016.
A. E. Joseph and J. Jacob, "A hybrid cascaded nine level inverter," ISSN (PRINT): 2393-8374, (ONLINE): 2394-0697, vol. 2, no. 10, pp. 1-5, 2015.
Downloads
Published
How to Cite
Issue
Section
License
TRANSFER OF COPYRIGHT AGREEMENT
The manuscript is herewith submitted for publication in the Journal of Telecommunication, Electronic and Computer Engineering (JTEC). It has not been published before, and it is not under consideration for publication in any other journals. It contains no material that is scandalous, obscene, libelous or otherwise contrary to law. When the manuscript is accepted for publication, I, as the author, hereby agree to transfer to JTEC, all rights including those pertaining to electronic forms and transmissions, under existing copyright laws, except for the following, which the author(s) specifically retain(s):
- All proprietary right other than copyright, such as patent rights
- The right to make further copies of all or part of the published article for my use in classroom teaching
- The right to reuse all or part of this manuscript in a compilation of my own works or in a textbook of which I am the author; and
- The right to make copies of the published work for internal distribution within the institution that employs me
I agree that copies made under these circumstances will continue to carry the copyright notice that appears in the original published work. I agree to inform my co-authors, if any, of the above terms. I certify that I have obtained written permission for the use of text, tables, and/or illustrations from any copyrighted source(s), and I agree to supply such written permission(s) to JTEC upon request.