An FPGA Approach for EXP-BET Metrics Computation Using Simulink Blockset

Authors

  • Y. Yusuf Wireless Communication Technology Group (WiCoT), Advanced Computing and Communication Communities of Research, Faculty of Electrical Engineering, Universiti Teknologi Mara (UiTM), 40450 Shah Alam, Selangor Darul Ehsan, Malaysia.
  • D. M. Ali Wireless Communication Technology Group (WiCoT), Advanced Computing and Communication Communities of Research, Faculty of Electrical Engineering, Universiti Teknologi Mara (UiTM), 40450 Shah Alam, Selangor Darul Ehsan, Malaysia.
  • A. A. A. Rahman TM Research & Development Sdn. Bhd, TM Innovation Centre, Lingkaran Teknokrat Timur, 63000 Cyberjaya, Selangor Malaysia.
  • A. K. Samingan TM Research & Development Sdn. Bhd, TM Innovation Centre, Lingkaran Teknokrat Timur, 63000 Cyberjaya, Selangor Malaysia.

Keywords:

EXP-BET Scheduling Algorithm, MATLAB Simulink, System Generator,

Abstract

This paper proposes the process of simulating the mathematical model of the EXP-BET scheduling algorithm using MATLAB Simulink configured with Xilinx System Generator (XSG). The system generator provides Simulink blockset for several hardware operations that could be implemented on various Xilinx FPGAs. The method describes in this paper involves the calculation of metrics equation for EXPBET scheduling algorithm and the model is developed using constant values for all the parameters in the equations. Many applications that are DSP based require mathematical modeling for easy understanding and analysis. Furthermore, the need of instant prototyping tools such as MATLAB Simulink and Xilinx System Generator has become increasingly important because of the limitation for time-to-market. This can greatly reduce the process cycle from the algorithm to the hardware implementation. The output of the simulation demonstrated that the EXP-BET metrics computation was successfully accomplished.

Downloads

Published

2018-01-29

How to Cite

Yusuf, Y., Ali, D. M., Rahman, A. A. A., & Samingan, A. K. (2018). An FPGA Approach for EXP-BET Metrics Computation Using Simulink Blockset. Journal of Telecommunication, Electronic and Computer Engineering (JTEC), 10(1-4), 143–146. Retrieved from https://jtec.utem.edu.my/jtec/article/view/3607

Issue

Vol. 10 No. 1-4: Breakthrough To Excellence in Communication and Computer Engineering I

Section

Articles

License

TRANSFER OF COPYRIGHT AGREEMENT

The manuscript is herewith submitted for publication in the Journal of Telecommunication, Electronic and Computer Engineering (JTEC). It has not been published before, and it is not under consideration for publication in any other journals. It contains no material that is scandalous, obscene, libelous or otherwise contrary to law. When the manuscript is accepted for publication, I, as the author, hereby agree to transfer to JTEC, all rights including those pertaining to electronic forms and transmissions, under existing copyright laws, except for the following, which the author(s) specifically retain(s):

  1. All proprietary right other than copyright, such as patent rights
  2. The right to make further copies of all or part of the published article for my use in classroom teaching
  3. The right to reuse all or part of this manuscript in a compilation of my own works or in a textbook of which I am the author; and
  4. The right to make copies of the published work for internal distribution within the institution that employs me

I agree that copies made under these circumstances will continue to carry the copyright notice that appears in the original published work. I agree to inform my co-authors, if any, of the above terms. I certify that I have obtained written permission for the use of text, tables, and/or illustrations from any copyrighted source(s), and I agree to supply such written permission(s) to JTEC upon request.