Dependability Analysis of Logic Controller Based On Formal Verification Procedures

Authors

  • Saifulza Alwi Faculty of Electrical Engineering, Universiti Teknikal Malaysia Melaka, Hang Tuah Jaya, Melaka, Malaysia.
  • Nurrafidah Jaafar Faculty of Electrical Engineering, Universiti Teknikal Malaysia Melaka, Hang Tuah Jaya, Melaka, Malaysia.

Keywords:

Binary Decision Diagram (BDD), Computation Tree Logic (CTL), Programmable Logic Controllers (PLCs),

Abstract

Dependability of an automation system requires engineers to implement formal verification procedures in order to eliminate the causes of hazardous conditions. These conditions may vary from case to case and will jeopardize the dependability of manufacturing lines and operators. Therefore, dependability analysis of the control systems to check the possibility of state transitions from safe to unsafe states, for instance, is essential. Formal verification by using model checking procedure is proven as an effective method and widely used in practice for automatic verification of correctness properties against a finite model of a system. Therefore, in the present paper, we introduce a novel method of model checking for logic control design. A Binary Decision Diagram (BDD) based model checking method is used to analyze and design a dependable controller that meets the requirement of certain properties, defined by specified predetermined functions.

Downloads

Download data is not yet available.

Downloads

Published

2018-01-22

How to Cite

Alwi, S., & Jaafar, N. (2018). Dependability Analysis of Logic Controller Based On Formal Verification Procedures. Journal of Telecommunication, Electronic and Computer Engineering (JTEC), 10(1-3), 153–158. Retrieved from https://jtec.utem.edu.my/jtec/article/view/3503