Spiking Versus Traditional Neural Networks for Character Recognition on FPGA Platform

Authors

  • Amjad J. Humaidi Department of Control Systems Engineering, University of Technology, Sina'a St., Baghdad, Iraq
  • Thaer Mohammad Kadhim Department of Control Systems Engineering, University of Technology, Sina'a St., Baghdad, Iraq

Keywords:

Artificial Neural Networks (ANN), Spiking Neural Network (SNN), spike time dependent plasticity (STDP).

Abstract

Spiking Neural Networks (SNN) is considered the third generation of neural networks. This type of neural networks are inspired from biological nature of cortical neuron, and they (SNNs) introduced the concept of time rather than using real-valued inputs and outputs, which is a characteristic feature of Artificial Neural Network (ANN). The purpose of this research work is to design, develop and implementation of character recognition algorithm in a hardware environment (FPGA) based on Artificial Neural Networks and Spiking Neural Networks. Then, a comparison study is made, between these two generations of neural networks, regarding execution time and hardware size on the FPGA platform. Altera CycloneII DE2 (development and education) board has been suggested to work with for design and implementation of character learning and recognition. Coding with Verilog Language has been used for developing and synthesising the software structure of SNN and, also, to perform learning and recognition inside Altera Cyclone-II DE2 hardware. The learning method used in ANN is back propagation, while spike time dependent plasticity (STDP) has been employed for learning of SNN.

Downloads

Download data is not yet available.

Author Biography

Amjad J. Humaidi, Department of Control Systems Engineering, University of Technology, Sina'a St., Baghdad, Iraq

department of control and systems engineering

Downloads

Published

2018-08-28

How to Cite

Humaidi, A. J., & Mohammad Kadhim, T. (2018). Spiking Versus Traditional Neural Networks for Character Recognition on FPGA Platform. Journal of Telecommunication, Electronic and Computer Engineering (JTEC), 10(3), 109–115. Retrieved from https://jtec.utem.edu.my/jtec/article/view/3353