Optimisation of Fine Pitch Contactor and Test Board for QFN Package


  • L. L. Ong Faculty of Engineering and Technology, Multimedia University, Jalan Ayer Keroh Lama, 75450 Melaka, Malaysia.
  • Y. K. Chan Faculty of Engineering and Technology, Multimedia University, Jalan Ayer Keroh Lama, 75450 Melaka, Malaysia.
  • A. H. You Faculty of Engineering and Technology, Multimedia University, Jalan Ayer Keroh Lama, 75450 Melaka


Fine Pitch Contactor, Impedance, QFN Package, Signal Integrity, Test Board


Fine pitch contactor describes a contactor with smaller air gap between the contact pins. It is used for testing small portable devices. This work presents the optimised way of designing the 0.4 mm pitch contactor and test board for QFN package. The signal integrity of fine pitch test contactor has become a concern due to the small air-gap between the pins that leads to signal crosstalk and impedance mismatch issues. The same challenge had been seen when designing the fine pitch test board because of the requirement to meet 0.4 mm pitch for typical hand-held devices. It restricts the trace routing with typical design rules at the contactor mounting area due to the limited spaces. This would bring to impedance discontinuity and crosstalk effect. Therefore, optimised design rules on the fine pitch contactor and test board are necessary. Full-wave modelling and system level simulation were demonstrated to study the fine pitch design rules. While the full-wave modelling was to construct the contactor and test board components, the system level simulation was intended to study the signal transmission when propagating from one component to another. Overall, designing the fine pitch contactor requires extra study on the signal integrity and layout design. This paper presents a method to study and design the fine pitch contactor design. It reports the test board to achieve minimum losses and distortion test system for functional testing. Our simulation results for finepitch contactor model show that the return loss is less than 12 dB at 4 GHz.


T. Bahadir, “Electrical characterization of test socket with novel contactors,” IEEE Trans. on Device and Materials Reliability, vol. 14, no. 1, pp. 580-582, Mar. 2014.

T. Mike, “High-speed I/O tests in high-volume manufacturing: What is necessary? What is sufficient?” in IEEE International Test Conference, Santa Clara, 2006, pp. 1089-1090.

J. Zhou, and J. Diller, “Are spring contact probes valid for fine pitch?” in Proc. Burn-In and Test Strategies (BiTS) Workshop, Arizona, 2012, pp. 1-8.

J. P. Libous, “Characterization of flip-chip CMOS ASIC simultaneouls switching noise on multilayer organic and ceramic BGNCGA packages,” in 7th Tropica Meeting on Electrical Performance of Electronic Packaging, West Point, NY, 1998, pp. 191-194.

D. G. Figueroa, and C. Y. Chung, “High performance socket

characterization technique for microproccessors,” in 8th

Topical Meeting on IEEE Electrical Performance of Electronic Packaging, San Diego, 1999, pp. 125-128.

R. B. Sun, and R. B. Wu, “Compromise impedance match design for pogo pins with different single-ended and differential signal-ground patterns,” IEEE Trans. on Advanced Packaging, vol. 33, no. 4, pp. 953-960, Aug. 2010.

M. Ilyas, C. Reynaldo, and K. Rajesh, “Package-on-package with very fine pitch interconnects for high bandwidth,” in Electronic Components & Technology Conference, Las Vegas, 2013, pp. 922-928.

J. J. Brandes, “High-performance production test contactors for finepitch integrated circuit,” in IEEE International Test Conference, Washington DC, 1997, pp. 518-526.

H. D. Sara, A. Zubair, and B. I. Mojeeb, “Characterization of waveguide slots using full wave EM analysis software HFSS,” in 12th IEEE International Multitopic Conference, Karachi, 2008, pp. 23-24.

S. Faezeh, and S. Lotfollah, “A parametric study using Ansoft HFSS and Ansoft Designer on the effect of aperture diameter on the transmission properties of its array,” in 13th International Symposium on IEEE Antenna Technology and Applied Electromagnetics and The Canadian Radio Science Meeting, Banff, 2009, pp. 1-4.

L. L. Ong, Y. K. Chan, and A. H. You, “Contactor characterization methodology on pin inductance,” in IEEE International Conference on Semiconductor Electronics, Kuala Lumpur, 2014, pp. 9-12.

Y. Hao, B. Zu, and P. Huang, “An optimal microstrip filter design method based on advanced design system for satellite receiver,” in IEEE International Conference on Mechatronics and Automation, Takamatsu, 2008, pp. 903-907.

P. Valk, and J. L. Tauritz, “Integral measurement system design using HP's advanced design system,” in IEEE ARFTG Conference DigestSpring 54th , Atlanta, 1999, vol. 36, pp. 1-6.

Y. Ping, Z. Wang, X. Y. Liu, and D. Yu, “Full channel simulation for high speed 2.5D package with silicon interposer,” in 14thIEEE

International Conference on Electronic Packaging Technology (ICEPT),

Dalian, 2013, pp. 525-528.

M. Sigalov, D. Regev, E. Kabatsky, and R. Shavit, “Quad flat non-lead package characterization and circuit modeling,” in PIERS Proceedings, Moscow, 2009, pp. 642-646.




How to Cite

Ong, L. L., Chan, Y. K., & You, A. H. (2016). Optimisation of Fine Pitch Contactor and Test Board for QFN Package. Journal of Telecommunication, Electronic and Computer Engineering (JTEC), 8(9), 13–17. Retrieved from https://jtec.utem.edu.my/jtec/article/view/795