Chek Yee O, Soo King L. Simulation Study on Different Logic Families of NOT Gate Transistor Level Circuits Implemented Using Nano-MOSFETs. JTEC [Internet]. 2016Aug.1 [cited 2024Apr.29];8(5):61-7. Available from: https://jtec.utem.edu.my/jtec/article/view/765