Jali MH. Design of Gain Booster for Sample and Hold Stage of High Speed-Low Power Pipelined Analog-to-Digital Converter. JTEC [Internet]. 2015Sep.1 [cited 2024Apr.25];5(1):23-9. Available from: https://jtec.utem.edu.my/jtec/article/view/481