1.
Hamzah H, Ahmad N, Jabbar MH, Soon CF. AES S-Box/ Inv S-Box Optimization Using FPGA Implementation. JTEC [Internet]. 2017Nov.30 [cited 2024Apr.19];9(3-8):133-6. Available from: https://jtec.utem.edu.my/jtec/article/view/3112