Hashizume M, Shiraishi Y, Yotsuyanagi H, Yokoyama H, Tada T, Lu S-K. Electrical Test of Resistive and Capacitive Open Defects at Data Bus in 3D Memory IC. JTEC [Internet]. 2017Oct.15 [cited 2024May11];9(3-2):39-42. Available from: https://jtec.utem.edu.my/jtec/article/view/2810