H.R, Archana, C. R. Byrareddy, and Narendra C. P. “Design of an Efficient AXI-4 Protocol for High Speed SOC Applications on FPGA Platform”. Journal of Telecommunication, Electronic and Computer Engineering (JTEC) 12, no. 3 (August 30, 2020): 61–68. Accessed April 27, 2024. https://jtec.utem.edu.my/jtec/article/view/5774.