Hashizume, Masaki, Yudai Shiraishi, Hiroyuki Yotsuyanagi, Hiroshi Yokoyama, Tetsuo Tada, and Shyue-Kung Lu. “Electrical Test of Resistive and Capacitive Open Defects at Data Bus in 3D Memory IC”. Journal of Telecommunication, Electronic and Computer Engineering (JTEC) 9, no. 3-2 (October 15, 2017): 39–42. Accessed December 22, 2024. https://jtec.utem.edu.my/jtec/article/view/2810.