Haron, N., A. Darsono, and A. M.Isa. “High Performance, Fault Tolerance Architecture for Reliable Hybrid Nanometric Memories”. Journal of Telecommunication, Electronic and Computer Engineering (JTEC), vol. 4, no. 2, Sept. 2015, pp. 1-10, https://jtec.utem.edu.my/jtec/article/view/430.