Ahmataku, H., S. Mohamaddan, E. Warren, M. Yusuf, A. A. Alias, N. H. Abdul Manas, and K. Kipli. “Analysis of Gate Poly Delayering in SOI Wafer”. Journal of Telecommunication, Electronic and Computer Engineering (JTEC), vol. 10, no. 1-12, Mar. 2018, pp. 85-87, https://jtec.utem.edu.my/jtec/article/view/3831.