Syafaah, L., W. Widianto, H. Yotsuyanagi, and M. Hashizume. “Bi-Directional of a Built-in Test Circuit for Interconnect Defects in Assembled PCBs”. Journal of Telecommunication, Electronic and Computer Engineering (JTEC), vol. 9, no. 1-3, Mar. 2017, pp. 31-34, https://jtec.utem.edu.my/jtec/article/view/1738.