H.R, A., C. R. Byrareddy, and N. C. P. “Design of an Efficient AXI-4 Protocol for High Speed SOC Applications on FPGA Platform”. Journal of Telecommunication, Electronic and Computer Engineering (JTEC), vol. 12, no. 3, Aug. 2020, pp. 61-68, doi:10.54554/jtec.2020.12.03.010.