Chek Yee, O., and L. Soo King. “Simulation Study on Different Logic Families of NOT Gate Transistor Level Circuits Implemented Using Nano-MOSFETs”. Journal of Telecommunication, Electronic and Computer Engineering (JTEC), vol. 8, no. 5, Aug. 2016, pp. 61-67, https://jtec.utem.edu.my/jtec/article/view/765.