[1]
M. H. Shafiabadi and Y. S. Mehrabani, “A Novel Ultra Low-Power 10T CNFET-Based Full Adder Cell Design in 32nm Technology”, JTEC, vol. 8, no. 9, pp. 25–30, Dec. 2016.