[1]
M. Deep Gupta and R. K. Chauhan, “Performance Investigation of Binary Counter with Different Clock Gating Networks”, JTEC, vol. 12, no. 2, pp. 59–67, Jun. 2020.