[1]
H. Hamzah, N. Ahmad, M. H. Jabbar, and C. F. Soon, “AES S-Box/ Inv S-Box Optimization Using FPGA Implementation”, JTEC, vol. 9, no. 3-8, pp. 133–136, Nov. 2017.