[1]
N. F. Z. A, I. Ahmad, P. Ker, P. Menon, and A. M. A.H., “VTH and ILEAK Optimization Using Taguchi Method at 32nm Bilayer Graphene PMOS”, JTEC, vol. 9, no. 2-7, pp. 105–109, Sep. 2017.