G. S. Rible, M. C. I. Sabate, and J. A. Hora, “Low Power Design of MPPT Circuit Using Power Down System in 65nm CMOS Process”, JTEC, vol. 10, no. 1, pp. 45–50, Jan. 2018.