K. Kaharudin, F. Salehuddin, A. Zain, and M. A. Aziz, “Implementation of Taguchi Method for Lower Drain Induced Barrier Lowering in Vertical Double Gate NMOS Device”, JTEC, vol. 8, no. 4, pp. 11–16, Jul. 2016.