N. Haron, A. Darsono, and A. M.Isa, “High Performance, Fault Tolerance Architecture for Reliable Hybrid Nanometric Memories”, JTEC, vol. 4, no. 2, pp. 1–10, Dec. 2012.