A. H.R, C. R. Byrareddy, and N. C. P, “Design of an Efficient AXI-4 Protocol for High Speed SOC Applications on FPGA Platform”, JTEC, vol. 12, no. 3, pp. 61–68, Aug. 2020.