O. Chek Yee and L. Soo King, “Simulation Study on Different Logic Families of NOT Gate Transistor Level Circuits Implemented Using Nano-MOSFETs”, JTEC, vol. 8, no. 5, pp. 61–67, Aug. 2016.