H. Ahmataku, “Analysis of Gate Poly Delayering in SOI Wafer”, JTEC, vol. 10, no. 1-12, pp. 85–87, Mar. 2018.