M. Hashizume, Y. Shiraishi, H. Yotsuyanagi, H. Yokoyama, T. Tada, and S.-K. Lu, “Electrical Test of Resistive and Capacitive Open Defects at Data Bus in 3D Memory IC”, JTEC, vol. 9, no. 3-2, pp. 39–42, Oct. 2017.