Haron, N. Z., Mat Junos@Yunus, S. A. and Abdul Razak, A. H. (2015) “Modeling and Simulation of Finite State Machine Memory Built-In Self Test Architecture for Embedded Memories”, Journal of Telecommunication, Electronic and Computer Engineering (JTEC), 1(1), pp. 77–82. Available at: https://jtec.utem.edu.my/jtec/article/view/511 (Accessed: 7July2022).