Hashizume, M., Shiraishi, Y., Yotsuyanagi, H., Yokoyama, H., Tada, T. and Lu, S.-K. (2017) “Electrical Test of Resistive and Capacitive Open Defects at Data Bus in 3D Memory IC”, Journal of Telecommunication, Electronic and Computer Engineering (JTEC), 9(3-2), pp. 39–42. Available at: https://jtec.utem.edu.my/jtec/article/view/2810 (Accessed: 18April2024).