S. Rible, G., Sabate, M. C. I. and Hora, J. A. (2018) “Low Power Design of MPPT Circuit Using Power Down System in 65nm CMOS Process”, Journal of Telecommunication, Electronic and Computer Engineering (JTEC), 10(1), pp. 45–50. Available at: https://jtec.utem.edu.my/jtec/article/view/1933 (Accessed: 6May2024).