Haron, N., Darsono, A. and M.Isa, A. (2012) “High Performance, Fault Tolerance Architecture for Reliable Hybrid Nanometric Memories”, Journal of Telecommunication, Electronic and Computer Engineering (JTEC), 4(2), pp. 1–10. Available at: https://jtec.utem.edu.my/jtec/article/view/430 (Accessed: 23November2024).