Chek Yee, O. and Soo King, L. (2016) “Simulation Study on Different Logic Families of NOT Gate Transistor Level Circuits Implemented Using Nano-MOSFETs”, Journal of Telecommunication, Electronic and Computer Engineering (JTEC), 8(5), pp. 61–67. Available at: https://jtec.utem.edu.my/jtec/article/view/765 (Accessed: 22December2024).