Haron, N.Z, A.M Darsono, and A.A M.Isa. 2015. “High Performance, Fault Tolerance Architecture for Reliable Hybrid Nanometric Memories”. Journal of Telecommunication, Electronic and Computer Engineering (JTEC) 4 (2):1-10. https://jtec.utem.edu.my/jtec/article/view/430.