Syafaah, Lailis, Widianto Widianto, Hiroyuki Yotsuyanagi, and Masaki Hashizume. 2017. “Bi-Directional of a Built-in Test Circuit for Interconnect Defects in Assembled PCBs”. Journal of Telecommunication, Electronic and Computer Engineering (JTEC) 9 (1-3):31-34. https://jtec.utem.edu.my/jtec/article/view/1738.