Haron, N., Darsono, A., & M.Isa, A. (2015). High Performance, Fault Tolerance Architecture for Reliable Hybrid Nanometric Memories. Journal of Telecommunication, Electronic and Computer Engineering (JTEC), 4(2), 1–10. Retrieved from https://jtec.utem.edu.my/jtec/article/view/430