Kaharudin, K., Salehuddin, F., Zain, A., & A. Aziz, M. (2016). Implementation of Taguchi Method for Lower Drain Induced Barrier Lowering in Vertical Double Gate NMOS Device. Journal of Telecommunication, Electronic and Computer Engineering (JTEC), 8(4), 11–16. Retrieved from https://jtec.utem.edu.my/jtec/article/view/1196