Syafaah, L., Widianto, W., Yotsuyanagi, H., & Hashizume, M. (2017). Bi-directional of a Built-in Test Circuit for Interconnect Defects in Assembled PCBs. Journal of Telecommunication, Electronic and Computer Engineering (JTEC), 9(1-3), 31–34. Retrieved from https://jtec.utem.edu.my/jtec/article/view/1738