Chek Yee, O., & Soo King, L. (2016). Simulation Study on Different Logic Families of NOT Gate Transistor Level Circuits Implemented Using Nano-MOSFETs. Journal of Telecommunication, Electronic and Computer Engineering (JTEC), 8(5), 61–67. Retrieved from https://jtec.utem.edu.my/jtec/article/view/765